Add NumberDisplay and SwitchLED.
This commit is contained in:
parent
5b7110fd24
commit
0f5a237b10
|
|
@ -0,0 +1,23 @@
|
||||||
|
module NumberDisplay (
|
||||||
|
input PIN_1,
|
||||||
|
input PIN_2,
|
||||||
|
input PIN_3,
|
||||||
|
input PIN_4,
|
||||||
|
output PIN_9,
|
||||||
|
output PIN_10,
|
||||||
|
output PIN_11,
|
||||||
|
output PIN_12,
|
||||||
|
output PIN_13,
|
||||||
|
output PIN_14,
|
||||||
|
output PIN_15,
|
||||||
|
output USBPU
|
||||||
|
);
|
||||||
|
|
||||||
|
assign USBPU = 0;
|
||||||
|
|
||||||
|
SegmentLCD display (
|
||||||
|
.number({PIN_4, PIN_3, PIN_2, PIN_1}),
|
||||||
|
.out({PIN_15, PIN_14, PIN_13, PIN_12, PIN_11, PIN_10, PIN_9})
|
||||||
|
);
|
||||||
|
|
||||||
|
endmodule
|
||||||
|
|
@ -0,0 +1,41 @@
|
||||||
|
/// SegmentLCD represents a 7-segment display that takes as input a 4-bit
|
||||||
|
/// number and outputs the correct pin configuration. The pins need to be
|
||||||
|
/// wired as {G, F, E, D, C, B, A} for this to work.
|
||||||
|
///
|
||||||
|
/// For example,
|
||||||
|
///
|
||||||
|
/// wire [7:0] sum = 8'b00000000;
|
||||||
|
/// segment7 low (
|
||||||
|
/// .number(sum[3:0]),
|
||||||
|
/// .out({PIN_15, PIN_14, PIN_13, PIN_12, PIN_11, PIN_10, PIN_9})
|
||||||
|
/// );
|
||||||
|
module SegmentLCD (
|
||||||
|
input [3:0] number,
|
||||||
|
output reg [6:0] out
|
||||||
|
);
|
||||||
|
|
||||||
|
always @(*)
|
||||||
|
begin
|
||||||
|
case (number)
|
||||||
|
4'b0000: out = ~7'b0111111; // 0
|
||||||
|
4'b0001: out = ~7'b0000110; // 1
|
||||||
|
4'b0010: out = ~7'b1011011; // 2
|
||||||
|
4'b0011: out = ~7'b1001111; // 3
|
||||||
|
4'b0100: out = ~7'b1100110; // 4
|
||||||
|
4'b0101: out = ~7'b1101101; // 5
|
||||||
|
4'b0110: out = ~7'b1111101; // 6
|
||||||
|
4'b0111: out = ~7'b0000111; // 7
|
||||||
|
4'b1000: out = ~7'b1111111; // 8
|
||||||
|
4'b1001: out = ~7'b1100111; // 9
|
||||||
|
4'b1010: out = ~7'b1110111; // A
|
||||||
|
4'b1011: out = ~7'b1111100; // B
|
||||||
|
4'b1100: out = ~7'b0111001; // C
|
||||||
|
4'b1101: out = ~7'b1011110; // D
|
||||||
|
4'b1110: out = ~7'b1111001; // E
|
||||||
|
4'b1111: out = ~7'b1110001; // F
|
||||||
|
endcase
|
||||||
|
end
|
||||||
|
|
||||||
|
endmodule
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,3 @@
|
||||||
|
[env]
|
||||||
|
board = TinyFPGA-BX
|
||||||
|
|
||||||
|
|
@ -0,0 +1,94 @@
|
||||||
|
###############################################################################
|
||||||
|
#
|
||||||
|
# TinyFPGA BX constraint file (.pcf)
|
||||||
|
#
|
||||||
|
###############################################################################
|
||||||
|
#
|
||||||
|
# Copyright (c) 2018, Luke Valenty
|
||||||
|
# All rights reserved.
|
||||||
|
#
|
||||||
|
# Redistribution and use in source and binary forms, with or without
|
||||||
|
# modification, are permitted provided that the following conditions are met:
|
||||||
|
#
|
||||||
|
# 1. Redistributions of source code must retain the above copyright notice, this
|
||||||
|
# list of conditions and the following disclaimer.
|
||||||
|
# 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer in the documentation
|
||||||
|
# and/or other materials provided with the distribution.
|
||||||
|
#
|
||||||
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
||||||
|
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||||||
|
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||||
|
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
|
||||||
|
# ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
||||||
|
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
||||||
|
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
||||||
|
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||||
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
||||||
|
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||||
|
#
|
||||||
|
# The views and conclusions contained in the software and documentation are those
|
||||||
|
# of the authors and should not be interpreted as representing official policies,
|
||||||
|
# either expressed or implied, of the <project name> project.
|
||||||
|
#
|
||||||
|
###############################################################################
|
||||||
|
|
||||||
|
####
|
||||||
|
# TinyFPGA BX information: https://github.com/tinyfpga/TinyFPGA-BX/
|
||||||
|
####
|
||||||
|
|
||||||
|
# Left side of board
|
||||||
|
set_io --warn-no-port PIN_1 A2
|
||||||
|
set_io --warn-no-port PIN_2 A1
|
||||||
|
set_io --warn-no-port PIN_3 B1
|
||||||
|
set_io --warn-no-port PIN_4 C2
|
||||||
|
set_io --warn-no-port PIN_5 C1
|
||||||
|
set_io --warn-no-port PIN_6 D2
|
||||||
|
set_io --warn-no-port PIN_7 D1
|
||||||
|
set_io --warn-no-port PIN_8 E2
|
||||||
|
set_io --warn-no-port PIN_9 E1
|
||||||
|
set_io --warn-no-port PIN_10 G2
|
||||||
|
set_io --warn-no-port PIN_11 H1
|
||||||
|
set_io --warn-no-port PIN_12 J1
|
||||||
|
set_io --warn-no-port PIN_13 H2
|
||||||
|
|
||||||
|
# Right side of board
|
||||||
|
set_io --warn-no-port PIN_14 H9
|
||||||
|
set_io --warn-no-port PIN_15 D9
|
||||||
|
set_io --warn-no-port PIN_16 D8
|
||||||
|
set_io --warn-no-port PIN_17 C9
|
||||||
|
set_io --warn-no-port PIN_18 A9
|
||||||
|
set_io --warn-no-port PIN_19 B8
|
||||||
|
set_io --warn-no-port PIN_20 A8
|
||||||
|
set_io --warn-no-port PIN_21 B7
|
||||||
|
set_io --warn-no-port PIN_22 A7
|
||||||
|
set_io --warn-no-port PIN_23 B6
|
||||||
|
set_io --warn-no-port PIN_24 A6
|
||||||
|
|
||||||
|
# SPI flash interface on bottom of board
|
||||||
|
set_io --warn-no-port SPI_SS F7
|
||||||
|
set_io --warn-no-port SPI_SCK G7
|
||||||
|
set_io --warn-no-port SPI_IO0 G6
|
||||||
|
set_io --warn-no-port SPI_IO1 H7
|
||||||
|
set_io --warn-no-port SPI_IO2 H4
|
||||||
|
set_io --warn-no-port SPI_IO3 J8
|
||||||
|
|
||||||
|
# General purpose pins on bottom of board
|
||||||
|
set_io --warn-no-port PIN_25 G1
|
||||||
|
set_io --warn-no-port PIN_26 J3
|
||||||
|
set_io --warn-no-port PIN_27 J4
|
||||||
|
set_io --warn-no-port PIN_28 G9
|
||||||
|
set_io --warn-no-port PIN_29 J9
|
||||||
|
set_io --warn-no-port PIN_30 E8
|
||||||
|
set_io --warn-no-port PIN_31 J2
|
||||||
|
|
||||||
|
# LED
|
||||||
|
set_io --warn-no-port LED B3
|
||||||
|
|
||||||
|
# USB
|
||||||
|
set_io --warn-no-port USBP B4
|
||||||
|
set_io --warn-no-port USBN A4
|
||||||
|
set_io --warn-no-port USBPU A3
|
||||||
|
|
||||||
|
# 16MHz clock
|
||||||
|
set_io --warn-no-port CLK B2 # input
|
||||||
|
|
@ -0,0 +1,10 @@
|
||||||
|
module SwitchLED (
|
||||||
|
input PIN_1,
|
||||||
|
output LED,
|
||||||
|
output USBPU
|
||||||
|
);
|
||||||
|
|
||||||
|
assign USBPU = 0;
|
||||||
|
assign LED = PIN_1;
|
||||||
|
|
||||||
|
endmodule
|
||||||
|
|
@ -0,0 +1,3 @@
|
||||||
|
[env]
|
||||||
|
board = TinyFPGA-BX
|
||||||
|
|
||||||
|
|
@ -0,0 +1,94 @@
|
||||||
|
###############################################################################
|
||||||
|
#
|
||||||
|
# TinyFPGA BX constraint file (.pcf)
|
||||||
|
#
|
||||||
|
###############################################################################
|
||||||
|
#
|
||||||
|
# Copyright (c) 2018, Luke Valenty
|
||||||
|
# All rights reserved.
|
||||||
|
#
|
||||||
|
# Redistribution and use in source and binary forms, with or without
|
||||||
|
# modification, are permitted provided that the following conditions are met:
|
||||||
|
#
|
||||||
|
# 1. Redistributions of source code must retain the above copyright notice, this
|
||||||
|
# list of conditions and the following disclaimer.
|
||||||
|
# 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||||
|
# this list of conditions and the following disclaimer in the documentation
|
||||||
|
# and/or other materials provided with the distribution.
|
||||||
|
#
|
||||||
|
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
||||||
|
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
||||||
|
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
||||||
|
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
|
||||||
|
# ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
||||||
|
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
||||||
|
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
||||||
|
# ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||||
|
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
||||||
|
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||||
|
#
|
||||||
|
# The views and conclusions contained in the software and documentation are those
|
||||||
|
# of the authors and should not be interpreted as representing official policies,
|
||||||
|
# either expressed or implied, of the <project name> project.
|
||||||
|
#
|
||||||
|
###############################################################################
|
||||||
|
|
||||||
|
####
|
||||||
|
# TinyFPGA BX information: https://github.com/tinyfpga/TinyFPGA-BX/
|
||||||
|
####
|
||||||
|
|
||||||
|
# Left side of board
|
||||||
|
set_io --warn-no-port PIN_1 A2
|
||||||
|
set_io --warn-no-port PIN_2 A1
|
||||||
|
set_io --warn-no-port PIN_3 B1
|
||||||
|
set_io --warn-no-port PIN_4 C2
|
||||||
|
set_io --warn-no-port PIN_5 C1
|
||||||
|
set_io --warn-no-port PIN_6 D2
|
||||||
|
set_io --warn-no-port PIN_7 D1
|
||||||
|
set_io --warn-no-port PIN_8 E2
|
||||||
|
set_io --warn-no-port PIN_9 E1
|
||||||
|
set_io --warn-no-port PIN_10 G2
|
||||||
|
set_io --warn-no-port PIN_11 H1
|
||||||
|
set_io --warn-no-port PIN_12 J1
|
||||||
|
set_io --warn-no-port PIN_13 H2
|
||||||
|
|
||||||
|
# Right side of board
|
||||||
|
set_io --warn-no-port PIN_14 H9
|
||||||
|
set_io --warn-no-port PIN_15 D9
|
||||||
|
set_io --warn-no-port PIN_16 D8
|
||||||
|
set_io --warn-no-port PIN_17 C9
|
||||||
|
set_io --warn-no-port PIN_18 A9
|
||||||
|
set_io --warn-no-port PIN_19 B8
|
||||||
|
set_io --warn-no-port PIN_20 A8
|
||||||
|
set_io --warn-no-port PIN_21 B7
|
||||||
|
set_io --warn-no-port PIN_22 A7
|
||||||
|
set_io --warn-no-port PIN_23 B6
|
||||||
|
set_io --warn-no-port PIN_24 A6
|
||||||
|
|
||||||
|
# SPI flash interface on bottom of board
|
||||||
|
set_io --warn-no-port SPI_SS F7
|
||||||
|
set_io --warn-no-port SPI_SCK G7
|
||||||
|
set_io --warn-no-port SPI_IO0 G6
|
||||||
|
set_io --warn-no-port SPI_IO1 H7
|
||||||
|
set_io --warn-no-port SPI_IO2 H4
|
||||||
|
set_io --warn-no-port SPI_IO3 J8
|
||||||
|
|
||||||
|
# General purpose pins on bottom of board
|
||||||
|
set_io --warn-no-port PIN_25 G1
|
||||||
|
set_io --warn-no-port PIN_26 J3
|
||||||
|
set_io --warn-no-port PIN_27 J4
|
||||||
|
set_io --warn-no-port PIN_28 G9
|
||||||
|
set_io --warn-no-port PIN_29 J9
|
||||||
|
set_io --warn-no-port PIN_30 E8
|
||||||
|
set_io --warn-no-port PIN_31 J2
|
||||||
|
|
||||||
|
# LED
|
||||||
|
set_io --warn-no-port LED B3
|
||||||
|
|
||||||
|
# USB
|
||||||
|
set_io --warn-no-port USBP B4
|
||||||
|
set_io --warn-no-port USBN A4
|
||||||
|
set_io --warn-no-port USBPU A3
|
||||||
|
|
||||||
|
# 16MHz clock
|
||||||
|
set_io --warn-no-port CLK B2 # input
|
||||||
Loading…
Reference in New Issue